



Figure 1
(Prior Art)




Layout

Schematic




T1 model=NMOS $L=L0$, $W=W0$

Figure 2
(Prior Art)




Schematic



T5 model=NMOS L=L0, W=WF*3

**Figure 3
(Prior Art)**



Layout




Figure 5

MOS transistor (a)

parameters:

$L=L_0$


$WF=W_0$

$NF=3$

$DIFFL=la$

$DIFFM=ma$

$DIFFR=ra$



MOS transistor (b)

parameters:

$L=L_0$

$WF=W_0$

$NF=3$

$DIFFL=lb$

$DIFFM=mb$

$DIFFR=rb$




Figure 6




Figure 7

